Crack and Damage Evaluation in low-k Interconnect Structures under Chip Package Interaction Aspects

J. Auersperg^{1,2}, D. Vogel¹, M.U. Lehr³, M. Grillberger³ and B. Michel¹

¹ Fraunhofer IZM, Berlin and Fraunhofer ENAS, Chemnitz, Germany

² AMIC GmbH, Berlin, Germany

³ AMD Fab36 LLC & Co. KG, Dresden, Germany

ABSTRACT. Miniaturization and increasing functional integration as the electronic industry drives force the development of feature sizes down to the nanometer range. Moreover, harsh environmental conditions and new porous or nano-particle filled materials introduced on both chip and package level - low-k and ultra low-k materials in Back-end of line (BEoL) layers of advanced CMOS technologies, in particular - cause new challenges for reliability analysis and prediction. The authors show a combined numerical/experimental approach and results towards optimized fracture and fatigue resistance of those structures under chip package interaction aspects by making use of integral bulk and interface fracture concepts, VCCT and cohesive zone models in multiscale and multi-failure modeling approaches with several kinds of failure/fatigue phenomena. Probable crack paths and interactions between material damaging, ratcheting and interface fracture will be discussed. As important preconditions for high-quality simulations, nano-indentation AFM, FIB and EBSD provide the desired properties, while FIB-based trench techniques using deformation analyses by grayscale correlation and numerical simulations provide the intrinsic stresses especially of thin films in BEoL layers.

INTRODUCTION

Two major developments in electronics – miniaturization down to the nanometer range and introduction of new high-tech, nano-particle filled or nano-porous materials demand for innovative simulation techniques. An evident example is approaching by the latest technology developments for Back-end of line (BEoL) layers of advanced Cu/Low-k 90, 45...22 nanometer CMOS technologies. Under those conditions it is the big challenge for packaging to bridge the wide gap between chip (nm and μ m range) and application (mm and cm range).

While the thermo-mechanical reliability is dependent on the layer/vias design and the materials used, it is additionally highly dependent on the interaction between the chip (incl. the BEoL layers) and the type, design, chosen materials, and manufacturing technology of the package – the so called chip package interaction (CPI) – see [1-2]. So, the wide range of structural dimensions – the nanometer range for the transistor and tiny

BEoL-structures and centimeter range for the overall design space of a device is one important challenge for FEA-simulations. Staying with "conventional" Finite Element Analysis implies global-local modeling (known as submodeling approach), multiple substructures (or superelements) as well as fracture and damage mechanics utilizing also cohesive zone models, visco-elasticity, plasticity (ratcheting under cyclic loading conditions) and creep of homogeneously constitutive behaving materials.

Assets and drawbacks of utilizing substructures and submodeling techniques are:

- Substructures as realized in FE-codes do not reflect nonlinearities constitutive behavior of materials, contacts, CZM (cohesive zone method) etc.
- The evaluation of local deformation, strain and stress fields in substructures is possible but, there is no way to calculate fracture parameters (energy release rate ERR, J-integrals or stress intensity factors SIF).
- Making use of substructures is often coupled with a lot of fancy work and therefore fault-prone.
- It is necessary to pay attention to stiffening effects at the substructure-global • model boundary or interlocking of substructures among themselves.

Otherwise:

The submodeling approach has the advantage that it may contain nonlinearities, • user written elements and materials and allows calculating fracture parameters etc. but, the results depend on the displacements at the boundary of the submodel taken from global model simulation results. If the global model is not precise enough, this can cause misleading results:

A BEoL-stack of a packaged microprocessor assembly (Lid removed -Fig. 1) was taken to make use of a substructures (forwards simulation of a global model with initial crack included) and submodeling technique (subsequent simulation for cracking/delamination risk evaluation) - see Fig. 1. Fig. 2 presents the submodel when deformed, with an initial crack in a bimaterial interface starting from underneath the chip corner with varying lengths.




Figure 1. FC package without lid of a microprocessor with an initial crack in the BEoLstack (left), BEoL stack (middle) and a 3D substructure detail (right)




Figure 2. Submodel of the BEoL stack in a FC-assembly and normalized ERR vs. crack length for chip edge to crack stop structure distances 51 and 100

As to extract from Fig. 2, the crack driving force at the crack tip vs. the initial crack length under CPI increases up to a maximum and reduces close to the crack stop structure – assuming the crack stop structure is intact. The maximum achieved ERR depends on the chip edge to crack stop structure distance. This corresponds to the results in [2]. With no crack stop structure there is a saturation of the ERR.

So as to investigate the delamination risk of several material interfaces edge cracks of the BEoL stack various models with assumed initial crack were investigated - Fig. 3.




Figure 3. Assumed crack paths in BEoL structure and normalized ERR at the crack tip of several delamination paths

Initial bimaterial interface edge cracks along paths in the middle of the BEoL stack are the most critical ones – see Fig. 3. Going that way, sensitivity investigations due to the material selection, manufacturing processes, design parameters in the BEoL stack and of the whole package give information for further developments. On the other hand, cracks do not always propagate along material interfaces. As illustrated in Fig. 4, cracks propagate through ULK layers of BeoL stacks – bulk material crack popagation – after branching off from pure interface delamination. The phase angle of energy release rate $\Psi(G)$ shows clearly the mode II dominance under chip package interaction. Additionaly, damage propagation ahead of crack tips is also an important mechanism such as copper ratcheting too.




Figure 4. Crack propagating across a BeoL structures (left) and phase angle of ERR vs. time during assembly and thermal cycling with respect to initial stresses (right)

MULTI-SCALE MODELING – STRUCTURAL DEMANDS

Other challenges arise for instance from the close neighborhood of structural dimensions in design and morphology of newly developed materials in BEoL layers of advanced Cu/Low-k 90, 45...22 nanometer CMOS technologies. For example, porous SiCOH used as new materials in low-k BEoL stacks are increasingly porous and interconnect materials or new functional layers come up as nano-particle filled high-tech compounds. Therefore, it is to be checked whether they can still be handled as homogeneous materials, anymore. To identify the constitutive behavior of those materials and the appropriate material properties is generally difficult, requires expensive techniques (SEM, AFM, AFAM, FIB, Raman spectrometry etc.) and preparations. Frequently, they can only be estimated with the help of additional assumptions – linearity, constant Poisson's ratio, stiffness of substrates or fastenings etc.

These difficulties and the urgent request for more knowledge about the physics determining the material behavior is the driving force for atomistic level simulations and molecular modeling. So, atomistic level simulations start to help explaining the physics of deformation and damage incl. size effects in the closest area of crack tips in nano systems [3-4], in MEMS devices [5] or underneath a nano-indenter [6], and support at the same time to close the gap to conventional FE-techniques with the help of different hybrid FE-MD-QM simulation algorithms [7]. Molecular dynamics (MD) techniques increase in popularity for polymeric materials, carbon nanotubes, -rings, -connectors etc. [8], to simulate and understand the moisture diffusion [9], the mechanical behavior and properties of certain bi-material interfaces [10] and to determine material properties [11].

Two major ways seem to satisfy the need for characterizing the underlying physics best and to close the gap between MD and FEM:

Direct incorporation of homogenized MD-models:

- Modeling and simulation of the molecular structure,
- Homogenization in a unit cell,
- Use it inside a macro-model.
- Such approaches could also base on FEM- or semi-analytical representations of the micro-structure the field of meso-mechanics.

Extraction of mechanical properties for use in FEM:

- Modeling of the molecular structure,
- Simulations towards extraction of key-properties, (Young's modulus, CTE, diffusion coefficients see Figure 5)
- Use these properties in a macro-model, a FE-model for instance see [12].




Figure 5. MD-simulation to extract moisture diffusion coefficients [12]

Because of the wide gap between MD and FEM and also because of the huge amount of computational resources necessary for appropriate MD simulations, the second way is preferred at the moment.

MULTIPLE FAILURE EVALUATION

Miniaturization, new materials and harsh environmental conditions cause new challenges for reliability analysis and prediction, i.e. the development of multiple failure criteria for combined loadings like residual stresses generated by several steps of the manufacturing process, various kinds of inhomogeneity, moisture diffusion and the well known thermal expansion mismatch problem. These circumstances, which can cause different failure modes like interface delamination, chip or encapsulation cracking, pop corning and/or fatigue of interconnects, have to be treated on a new qualitative level. Traditionally applied methodologies base on classical strength evaluations or/and life time estimations of solder interconnects by means of modified Coffin-Manson approaches, which rarely address multiple failure modes. Second, especially under cyclic loading conditions, fatigue of solder materials, fatigue crack propagation in polymers or at bimaterial interfaces and ratcheting of kinematic hardening metals take effect simultaneously. Therefore, approaches to evaluate such risks and damage propagation rates have to provide qualitatively comparable results which speak the same language in order to use it for design optimizations.

It is to be noted that some of the accepted different risk and fatigue evaluating approaches are restricted to LEFM (SIF, mode separation for VCCT – see [13]), some have to be checked for path independence of the results (J- or M-integrals [16]) and some seem less applicable for unloading situations (J-integral, VCCT [14-15], ARE [20] etc.). While CZM [17-18] and XFEM [19] have the potential of incorporating micromechanical conditions and processes with some difficulties - mesh dependence, time integration instability and the huge number of model-parameters that have to be measured prior to the simulations. However, in sensitivity analysis and especially in optimization studies the overload preventing parameters can act as boundary conditions, nonlinearly restricting the allowable parameter window – see [21]. All fatigue evaluating approaches have to provide a consistent kind of measure in order to build a common objective function for multi objective optimizations. In as much, $\Delta a/\Delta N$ as provided by most of the approaches discussed above seems to constitute a good basis for that universal failure criterion.

MATERIAL PROPERTIES AND INITIAL STRESS STATE DETERMINATION

Complementary to the simulation side of reliability estimations, serious issues are connected with the collection of appropriate material properties in the miniaturized range addressed – Young's modulus, initial yield stress, hardening, in particular. In addition, residual stresses in the back-end layer stack caused by the different manufacturing processes have an essential impact on damage behavior, because they superpose functional and environmental loads [22]. Their determination with a spatial resolution necessarily for typical BEoL structure sizes is a critical issue. A determination of residual stresses by means of finite element simulations is problematic due to the large amount of process steps to be considered. Well established measurement methods either do not exhibit the necessary spatial resolution or show other limitations.




Figure 6. Trenches milled by focused ion beam equipment cause measurable local stress relief (left), measured deformations nearby trenches are compared with finite element-simulations in order to extract residual stresses

That's why new stress measurement methods with high spatial resolution are developed by the authors. Among them are nano-scale stress relief techniques (fibDAC), nanoRaman and electron backscattering (EBSD) based approaches. E.g., the fibDAC makes use of tiny trenches placed with a focused ion beam equipment at the position of stress measurement. Digital image correlation algorithms applied to SEM micrographs captured before and after ion milling allow to conclude on stresses released. Residual stresses can be computed with the help of appropriate FEA models [23-26] – see Fig. 6.

CONCLUSIONS

Feature sizes at the nanometer range and the introduction of new high-tech, nanoparticle filled or nano-porous materials cause novel challenges for reliability analysis and prediction of microelectronics assemblies, i.e. the development of multiple failure criteria for combined loadings including residual stresses, interface delamination, cracking and fatigue of interconnects simultaneously. The authors face up to multiscale modeling approaches, damage and fracture mechanics approaches on the basis of continuum mechanics and molecular dynamics approaches. Reliability predictions of miniaturized multi-material systems frequently require considering not only the variety of loadings and combined multiple failure criteria, but also intrinsic stress situations from previous technological steps. A new analysis technique based on stress release by FIB milling and high-resolution displacement measurement has been proposed.

ACKNOWLEDGMENTS

The authors express their thanks to Emmanouella Dermitzaki and Bernhard Wunderle from Micro Materials Center at the Fraunhofer IZM Berlin for their help and support with molecular modeling results. The authors acknowledge also the German Federal Ministry of Education and Research for funding and promoting substantial parts of the related work (registered under funding number 13N9228).

REFERENCES

- 1. Charlie J. Zhai; Ozkan, U.; DubeySidharth, A.; Blish, R.C.; Master, R.N. (2006), *Proc.* 56th Int. Conf., ECTC 2006, San Diego, 30 May-2 June 2006 pp. 709 – 717
- Liu, X.H.; Shaw, T.M.; Lane, M.W.; Liniger, E.G.; Herbst, B.W.; Questad, D.L. (2007), *Int. Interconnect Techn. Conf.*, 2007, Burlingame, 4-6 June 2007, pp.13 – 15
- Nakano, A.; Bachlechner, M.E.; Kalia, R.K.; Lidorikis, E.; Vashishta, P.; Voyiadjis, G.Z.; Campbell, T.J.; Ogata, S.; Shimojo, F. (2001), *Computing in Science & Engineering*, Volume 3, Issue 4, Jul/Aug 2001, pp. 56 – 66

- 4. T. Shimokawa (2007), Proc. Int. Conf. EuroSimE 2007, London, United Kingdom, April 16 18, 2007, pp.14-19
- 5. R.E. Rudd (2004), Intl. J. on Multiscale Comput. Engin. 2, 203-220 (2004)
- R. K. Kalia, A. Nakano, I. Szlufarska, P. Vashishta (2004), Proc. of the Users Group Conf. (DOD_UGC'04), Users Group Conf., Williamsburg, VA, 7-11 June 2004, pp. 17 – 19
- 7. Y. Tanaka, H. Takemiyia, H. Nakada, S. Sekiguchi (2006), *Comp. Meth. in Science and Techn.* 12(1), (2006), pp. 79-87
- N. Chen, M. T. Lusk, A. C. T. van Duin and W. A. Goddard III (2005), *Physical Review* B 72, 085416 (2005)
- 9. Fan, H.B.; Chan, E.K.I.; Wong, C.K.Y.; Yuen, M.M.F. (2006), *Proc.* 56th Int. Conf. *ECTC* 2006, San Diego, 30 May-2 June 2006, pp. 1425 1428
- M. Song, L. Chen (2006), *Macromolecular Theory and Simulations*, Volume 15 Issue 3, pp. 238 – 245
- 11. R. Matsumoto, M. Nakagaki (2006), *JSME Int. Journ, Series A*, Vol. 49, No. 4, 2006, pp. 513-521
- 12. Dermitzaki, E. Wunderle, B. Bauer, J. Walter, H. Michel, B. (2008), Proc 9th Int. Conf. EuroSimE 2008, Freiburg, Germany, April 20-23, 2008, pp. 204-211
- 13. Agrawal, A., Karlsson, A. M. (2006), Int J Fract (2006) 141, pp. 75-98
- 14. Rybicki, E. F., Kanninen, M. F. (1977), Eng. Fracture Mech., Vol. 9, pp. 931-938
- 15. R. Krueger (2002), NASA/CR-2002-211628, ICASE Report, No. 2002-10
- 16. L. Banks-Sills and A. Sherer (2002), Int. J. of Fracture, 115, (2002), pp. 1-26
- 17. Xu, X. and Needleman, A. (1994), J. Mech. Phys. Solids, Vol. 42, pp. 1397-1434
- 18. Alfano, G. and Crisfield, M.A. (2003), Int. J. Num. Meth. Engng, 58, pp. 999-1048,
- Belytschko T, Moës N, Usui S, Parimi C. (2001), Int. J. Num. Meth. in Engng. 2001; 50(4), pp. 993–1013
- 20. M.A.J. van Gilsa, O. van der Sluis, G.Q. Zhang, J.H.J. Janssen and R.M.J. Voncken (2007), *J. Microel. Reliab.*, Volume 47, Issues 2-3, Feb-March 2007, pp. 179-186
- Auersperg, J., Dudek, R., Vogel, D., Michel, B. (2008), Proc 10th Int. Conf. EPTC 2008, Singapore, Dec. 9-12, 2008, on CD, as "/files/papers/Session C3 Mechanical Modeling I/C3.1.pdf"
- 22. L.B. Freund, S. Suresh (2003), "Thin Film Materials", <u>Stress, Defect Formation and</u> <u>Surface Evolution</u>, Cambridge University Press, 2003
- 23. N. Sabaté, D. Vogel, A. Gollhardt, J. Keller, B. Michel, C. Cané, I. Gràcia, J. R. Morante (2006), *Appl. Physics Letters* 88, 071910, 2006
- 24. D. Vogel, A. Gollhardt, N. Sabate, J. Keller, B. Michel, H. Reichl (2007), *Proc. of* 57th ECTC 2007, Reno, pp. 1490-1497
- 25. Ki-Ju Kang, S. Darzens, Gee-Seob Choi (2004), J. of Eng. Mat. and Techn., 126, October, 2004, pp. 457-464,.
- 26. N. Sabate, D. Vogel, A. Gollhardt, J. Marcos, I, Gracia, C. Cane, B. Michel (2006), *J. Nanotechnology*, 17, No. 20, 2006, pp. 5264-5270