

# Effect of Sidewall Morphology on the Fracture and Fatigue Properties of Polysilicon Structural Films

D. H. Alsem<sup>1,2</sup>, B. L. Boyce<sup>3</sup>, E. A. Stach<sup>4</sup> and R. O. Ritchie<sup>1,5</sup>

<sup>1</sup>Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley CA, USA; <sup>2</sup>National Center for Electron Microscopy, Lawrence Berkeley National Laboratory, Berkeley, CA, USA; <sup>3</sup>Materials Science and Engineering Center, Sandia National Laboratories, Albuquerque, NM, USA; <sup>4</sup>School of Materials Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, IN, USA; <sup>5</sup>Department of Materials Science and Engineering, University of California, Berkeley, CA, USA

## Abstract

This study highlights the difference in the sidewall morphology of  $n^+$ -type polysilicon films from two popular microelectromechanical systems (MEMS) processes and its effect on fracture and fatigue properties. Atomic force and transmission electron microscopy show that thick silicon oxides ( $20 \pm 5$  nm) are found in PolyMUMPs films, caused by galvanic corrosion from the presence of gold on the chip, whereas in SUMMiT films a much thinner ( $3.5 \pm 1.0$  nm) native oxide was observed. These thicker oxide layers, in combination with differences in sidewall roughness ( $14 \pm 5$  nm for PolyMUMPs and  $10 \pm 2$  nm for SUMMiT), have a significant effect on the fracture and fatigue properties of polysilicon structures; this is shown by measuring fracture strength ( $3.8 \pm 0.3$  GPa for PolyMUMPs and  $4.8 \pm 0.2$  GPa for SUMMiT) and stress-lifetime high-cyclic fatigue curves.

## 1. Introduction

Because of their large surface to volume ratio, the surfaces properties of structural thin films used in MEMS have a significant effect on fracture and fatigue properties. Consequently, it is imperative to fully characterize the surfaces of the materials and components used in MEMS designs in order to correctly predict device reliability. Since silicon is currently one of the main materials used in MEMS and many devices contain in-plane flexures [1], this study is focused on the influence of sidewall morphology and silicon oxide thicknesses on fracture strength and cyclic fatigue resistance in bending of micrometer-scale polycrystalline (polysilicon) structural films. For thin films, the thickness of the silicon oxide layer and the sidewall roughness can affect fracture behavior [2-5]. As the fracture toughness of silicon ( $K_c \sim 1$  MPa $\sqrt{m}$  [6]) is 15% higher than that of silicon oxide ( $K_c \sim 0.85$  MPa $\sqrt{m}$  [7]), a thick oxide layer on a micrometer-scale silicon film can be weakening. More importantly, unlike (macro-scale) silicon [8-11], silicon oxide is susceptible to environmentally-assisted subcritical cracking [12]. Such subcritical crack growth in SiO<sub>2</sub> occurs at stress intensities that are a factor of three or so lower than the fracture toughness, specifically above a threshold stress intensity factor of  $K_{TH} \sim 0.25$  MPa $\sqrt{m}$  [13]. This latter

phenomenon has been associated with observations that micrometer-scale structural films of silicon are susceptible to failure under high-cycle fatigue loading. Specifically, moisture-assisted subcritical cracking within a cyclic stress-assisted thickened oxide layer that becomes thick enough to accommodate critical crack sizes can result in catastrophic failure, a process that has been named “reaction-layer” fatigue [13-18].<sup>1</sup> These studies also revealed that the oxide thickness in post-release thin film silicon structures, rather than being only a few nanometers thick as is regularly assumed (*e.g.*, [21]), can sometimes be significantly larger. Scanning and transmission electron microscopy (respectively, SEM and TEM) is combined with atomic force microscopy (AFM) to characterize the polysilicon sidewall surface and silicon/silicon oxide interface, and to obtain sidewall surface roughness, silicon oxide thickness and in-plane grain size measurements. These measurements are correlated with the measured fracture and fatigue behavior.

## 2. Experimental methods

Fracture and fatigue and post-release sidewall surfaces from both the MEMSCAP PolyMUMPs and Sandia National Laboratories SUMMiT V  $n^+$ -type polysilicon processes were studied. The PolyMUMPs devices examined had been 49% HF released according to the release process prescribed in the process manual for 3 min [22]. The SUMMiT V films that were used for SEM and AFM imaging had a perfluorodecyltrichlorosilane,  $\text{CF}_3(\text{CF}_2)_7(\text{CH}_2)_2\text{SiCl}_3$  (PFTS) mono-layer coating deposited on them during the release procedure<sup>2</sup>, whereas the films used for the oxide thickness measurements and all measurements of fracture strength and fatigue endurance did not. Further details of the process flows for the two polysilicon fabrication processes can be found in Refs. [22-24].

Fracture strength and fatigue experiments were performed using electrostatically-actuated resonator devices without mono-layer coatings, as described in Ref. [17]. The device consists of a  $\sim 300 \mu\text{m}$  sided triangularly shaped free-standing proof mass connected to an anchor on the substrate by a notched cantilever beam. The mass is electrostatically driven in-plane at resonance ( $\sim 36\text{-}40 \text{ kHz}$ ) with fully reversed loading (ratio of minimum to maximum stress,  $R = -1$ ) by an interdigitated comb drive at one side of the device, whereas the comb structure on the other side of the proof mass is used to capacitively sense the displacement of the device

---


<sup>1</sup> It should be noted that the mechanisms associated with the fatigue of silicon thin films are still the subject of some debate. For a more in-depth discussion, the reader is referred to the following reviews and viewpoint papers in refs. [16,18-20].

<sup>2</sup> The coating was applied during the release procedure via the following steps in solution at room temperature: release etched (HF:HCL for 90 min), rinsed with deionized (DI) water, oxidized with  $\text{H}_2\text{O}_2$ , rinsed with DI water, transferred to isopropyl alcohol and then to iso-octane, transferred to 1 mM solution of the monolayer in iso-octane and held in solution for 2 hr, transferred to neat iso-octane, then to isopropyl alcohol and to DI water, before finally being removed from DI water and air dried on class 10 clean bench.

during operation. Using the measured (calibrated) displacement and finite-element calculations, the stress at the notch in the cantilever beam during the test can be calculated [17]. The fatigue experiments shown here were all conducted in ambient air at room temperature (25°C, 30-40% relative humidity). Corresponding fracture strength experiments were carried out by quickly following the resonance curve of the structures by rapidly increasing the driving frequency with a high applied driving voltage up to fracture. In order to mitigate any effect of the cyclic actuation and environmental decay of the structure, all fracture strength tests were operated at room temperature in a high vacuum (pressures  $< 2.0 \times 10^{-7}$  mbar), which prevented the occurrence of any damage from environmentally-assisted subcritical cracking [17].


TEM and AFM samples were prepared using focused-ion beam (FIB) lift-out sample preparation techniques [25,26]. SEM imaging was carried out using a FEI Strata DB235 Dual Beam FIB at 5kV. TEM imaging was performed in both a 300 kV JEOL 3010 and Philips CM200-FEG operated at 200 keV. Energy-filtered transmission electron microscopy (EFTEM) allowed the creation of an elemental (in this case, oxygen) map of an area of interest. The AFM measurements were performed using an Asylum Research MFP-3D instrument in non-contact mode. The root mean square (*rms*) roughness of the sidewall surfaces was measured in sample areas of roughly  $4 \mu\text{m}^2$  and then averaged over a number of measurements (19 for PolyMUMPs and 12 for SUMMiT V).

### 3. Results



**Fig. 1:** Fracture strength (at 1 cycle to failure) and high-cycle fatigue lifetime ( $> 10^5$  cycles to failure) in ambient air for PolyMUMPs and SUMMiT V fatigue resonator devices. After [27].


Results of fracture strength and fatigue lifetime tests for both PolyMUMPs and SUMMiT V devices are given in Fig. 1. The measured fracture strength of the SUMMiT V devices is some 26% higher than for the PolyMUMPs devices (respectively  $3.8 \pm 0.3$  GPa and  $4.8 \pm 0.2$  GPa). Similarly, the fatigue resistance of the SUMMiT V devices [17] is also higher than for the PolyMUMPs devices, the former not only having a higher single-cycle fracture strength, but also a more shallow slope in the high-cycle regime of the stress-lifetime plot (Fig. 1). This results in a  $10^{10}$ -cycle fatigue endurance strength of the PolyMUMPs films that is ~35% lower than for the SUMMiT V films, *i.e.*,  $2.6 \pm 0.3$  GPa, as compared to  $4.0 \pm 0.2$  GPa. The locations of crack initiation were predominantly on the sidewall. This is indicated in Fig. 2 which shows typical fracture surfaces from fractured specimens of both the PolyMUMPs and SUMMiT V devices.




**Fig. 2:** Examples of fracture surfaces of fractured devices from the PolyMUMPs (A) and SUMMiT V (B) processes showing probable initiation points (marked with a circle) at the notch sidewall. The horizontal arrows indicate the direction of crack propagation. After [27].

The sidewall morphology of polysilicon films from both the PolyMUMPs and SUMMiT V process are shown in Figs. 3A and 4A. Grain sizes, quantified using the linear intercept method [28] from cross-sectional TEM views from the middle of the films (Figs. 3B, 4B), gave values for the PolyMUMPs films of  $349 \pm 23$  nm, as compared to  $435 \pm 35$  nm for the SUMMiT V films. AFM revealed an average *rms* roughness of the sidewalls of the PolyMUMPs devices to be  $14 \pm 5$  nm, as compared to  $10 \pm 2$  nm for the SUMMiT V films.

The morphologies of the oxide layer and the silicon/silicon oxide interface in the sidewalls of the PolyMUMPs and SUMMiT V polysilicon films are shown respectively in Figs. 3C and 4C. The exact thickness of the oxide film cannot be simply deduced from bright field TEM images, because of the presence of ‘milling debris’ which like the oxide layer has an amorphous structure. However, the EFTEM images (Figs. 3C, 4C) do clearly show the silicon oxide. The silicon oxide layers in the SUMMiT V films (Fig. 4C) were  $3.5 \pm 1.0$  nm in thickness. In contrast, the oxide layers on the PolyMUMPs films (Fig 3C) were three to five times thicker ( $20 \pm 5$  nm in thickness), with a much rougher Si/SiO<sub>2</sub> interface.



**Fig. 3:** (A) PolyMUMPs SEM sidewall surface as seen from a 52 degree angle of incidence and (B) TEM cross-section as seen from the top of the film, along the axis of the in-plane grains. The orientation of the images in (C) is marked with a square. (C) EFTEM oxygen map showing silicon-oxide (thickness: 15 – 25 nm). The edge of the sample is marked by the vacuum. After [27].



**Fig. 4:** (A) SUMMiT V SEM sidewall surface as seen from a 52 degrees angle of incidence and (B) TEM cross-section as seen from the top of the film, along the axis of the in-plane grains. The orientation of the images in (C) is marked with a square. (C) EFTEM oxygen map showing silicon-oxide (thickness: 2.5 - 4.5 nm). After [27].

#### 4. Discussion

The measured difference in sidewall surface oxide thickness and Si/SiO<sub>2</sub> interface morphology between both fabrication processes (Figs. 3C, 4C) can be attributed to the different mechanisms that lead to the formation of the oxide. In the case of the SUMMiT V structures, a post-release native oxide is known to grow and then self-passivate after several nanometers of growth [29]. Thicker oxide layers on the PolyMUMPs films are known to be associated with a galvanic corrosion process during the HF release step [30,31]. Similarly, other differences in morphology can be explained by differences in processing conditions. Although both processes use low-pressure chemical-vapor deposited (LPCVD) polysilicon, followed by subsequent annealing steps, and are patterned using reactive-ion etching (RIE), the SUMMiT V polysilicon is phosphorous-doped during film deposition, while for the PolyMUMPs process the phosphorous is diffused into the polysilicon from sacrificial phosphosilicate glass (PSG) layers [22,32]. This difference in doping method can have an important effect on the stress-state in the film and thus on the grain size [32]. The larger grain size of the SUMMiT V films can be contributed to the differences between doping methods; specifically, SUMMiT V films are subjected to more high-temperature processing

steps after deposition of the particular layers studied here. Because of longer annealing times, the grains have more time to grow to a lower energy configuration. This difference in grain size in turn affects the roughness of the sidewalls; grain boundaries etch more readily during patterning of the film, resulting in deeper grooves at grain boundaries [33], and larger grain size will result into a lower number of grain boundaries per unit sidewall length, therefore lowering the sidewall roughness. The larger grain size of the SUMMiT V devices is consistent with their lower measured sidewall surface roughness

We ascribe differences in the fracture and fatigue behavior of the two types of devices to the effect of the sidewall morphology; however, for this to be meaningful, it is important to verify that the failure origin of the specimens is actually on the sidewalls. The *rms* roughness of the top surface for the SUMMiT V films is in the order of  $3.5 \pm 2.1$  [34], lower than the sidewall roughness, and for the PolyMUMPs films it is  $13 \pm 1$  nm [35,36], similar to the sidewall roughness. Additionally, the top of the PolyMUMPs films have deeper and sharper grain boundary cusps than the sidewall [37,38]. This could result in a potentially important contribution of the morphology of the top of the films. However, since these tests are conducted in in-plane bending, the sidewall area is one of the regions on the device subjected to the highest stresses, and thus there is a larger probability of a pre-existing defect initiating a fracture there. In addition, the small top film surface area that is under high stress will be less constrained than most of the sidewall, leading to stress relaxation there. Moreover, river markings on the cleavage facets on the fracture surfaces close to the notch root all strongly imply fracture initiation at the sidewall (Fig. 2). Specifically, the fracture surfaces for the PolyMUMPs devices (Fig. 2A) show failure initiation at sidewalls or at the intersection of the sidewalls and the top/bottom of the film; corresponding fracture initiation in the SUMMiT V devices (Fig. 2B) occurred mostly at the sidewall.

In general, the measured difference in fracture strength between the PolyMUMPs and the SUMMiT V devices (Fig. 1) can be related to two morphological factors: the sidewall roughness and the oxide layer thickness. As discussed above, as silicon oxide has a lower fracture toughness than silicon (*i.e.*,  $\sim 0.85$  vs.  $1.0$  MPa $\sqrt{m}$ ), this translates in micrometer-sized structural films to critical crack sizes (for catastrophic failure) that are typically up to tens of nanometers long [39]. Correspondingly, the presence of a  $\sim 20$ -nm thick oxide layer (instead of a  $\sim 3.5$  nm native post-release oxide) can negatively affect the fracture resistance. More importantly, the higher sidewall roughness for PolyMUMPs ( $14 \pm 5$  nm versus  $10 \pm 2$  nm for SUMMiT V) and the additional effect of the roughness at the top of the film contributes to its lower fracture strength, as this can be directly related to the presence of larger surface flaws in the material, and hence lower stresses to fracture the specimens. This marked dependence on the roughness (and hence on a higher preponderance of flaws in the device) is reflected by the fact that although the fracture strength of polysilicon changes with different film

microstructures, the fracture toughness of thin-film polysilicon is essentially totally independent of microstructure [40].

In addition to the observed roughness and oxide thickness effect on fracture strength, the effect of different oxide layer thicknesses is seen more clearly in high-cycle fatigue behavior of these two types of polysilicon specimens (Fig. 1) [17]. With a possibility of cyclic stress-assisted (moisture-induced) subcritical cracking occurring in the oxide layer, which is the mechanism for high-cycle fatigue of micrometer-scale silicon, the initial oxide layer thickness becomes a critical parameter; thicker initial oxides cause the devices to fail earlier because the oxide does not have to grow so much in order to reach the thickness needed to accommodate the critical crack sizes. Indeed, such a difference in fatigue resistance due to different silicon oxide layer thicknesses has indeed been observed (Fig. 1) [17]. For PolyMUMPs devices the fatigue resistance is significantly lower than for SUMMiT V; this is apparent from the observed steeper slopes in the stress-lifetime fatigue data for PolyMUMPs samples. This effect, in combination with the lower single-cycle fracture strength, results in a  $10^{10}$ -cycle fatigue endurance strength of the PolyMUMPs films that is  $\sim 35\%$  lower than for the SUMMiT V films, *i.e.*,  $2.6 \pm 0.3$  GPa, as compared to  $4.0 \pm 0.2$  GPa. These results are consistent with the fact that polysilicon from the SUMMiT V process has a thinner post-release oxide ( $\sim 3.5$  nm *vs.*  $\sim 20$  nm for the PolyMUMPs).

## 5. Conclusions

Sidewalls of structures from two frequently used MEMS processes, PolyMUMPs and SUMMiT V, were characterized and related to the measured fracture strength and cyclic fatigue resistance. These measurements show that the post-release silicon oxides in MEMS processed devices can be much thicker than the few nanometers thick native oxide; moreover, the roughness of the silicon/silicon oxide interface is markedly influenced by the oxidation mechanism. Both factors can significantly affect damage-tolerant properties of the films. The specific conclusions from this study are:

1. Thick ( $20 \pm 5$  nm) silicon oxide layers, associated with galvanic corrosion during the HF release step due to the presence of gold on the chip, were found in the PolyMUMPs polysilicon films, in contrast to the thin ( $3.5 \pm 1.0$  nm) native oxide layers in the SUMMiT V films.
2. Together with the in-plane grain size, thicker oxide layers in the PolyMUMPs films were associated with increased surface roughness of the sidewalls and with increased roughness at the Si/SiO<sub>2</sub> interface. The PolyMUMPs films displayed a surface roughness of  $14 \pm 5$  nm, as compared to  $10 \pm 2$  nm for the SUMMiT V films.
3. Due to their five-fold thicker oxides, 40% rougher sidewalls and roughness of the top of the film, measured fracture strengths for the PolyMUMPs films were over 20% lower than for the SUMMiT V films, *i.e.*,  $3.8 \pm 0.3$  GPa, as compared to  $4.8 \pm 0.2$  GPa.

4. Similarly, the thicker oxides and lower fracture strengths of the PolyMUMPs films resulted in an increased susceptibility of these films to cyclic fatigue failure, which are believed to fail by environmentally-assisted subcritical cracking in a cyclic-stress assisted thickened silicon oxide. Specifically, the  $10^{10}$ -cycle fatigue endurance strength of the PolyMUMPs films was  $\sim 35\%$  lower than for the SUMMiT V films, *i.e.*,  $2.6 \pm 0.3$  GPa, as compared to  $4.0 \pm 0.2$  GPa.

## Acknowledgements

This work was funded by the Director, Office of Science, Office of Basic Energy Sciences, Division of Materials Sciences and Engineering, of the U.S. Department of Energy under Contract no. DE-AC02-05CH11231 at the Lawrence Berkeley National Laboratory (LBNL). The authors acknowledge Drs. S. Timpe, K. Komvopoulos and M.T. Dugger, the use of the Molecular Foundry, specifically the assistance of Drs. P.D. Ashby and D.F. Ogletree, and the staff and facilities at the National Center for Electron Microscopy, both operated at LBNL with the support of the U.S. Department of Energy under Contract no. DE-AC02-05CH11231. Support for BLB is also gratefully acknowledged from Sandia National Laboratories, which is a multi-program laboratory operated by Sandia Corporation, a Lockheed-Martin Company, for the U.S. Department of Energy's National Nuclear Security Administration under Contract no. DE-AC04-94AL85000.

## References

- [1] A.D. Romig, M.T. Dugger, P.J. McWhorter, Materials Issues in Microelectromechanical Devices: Science, Engineering, Manufacturability and Reliability, *Acta Materialia*, 51 (2003) 5837-5866
- [2] D.C. Miller, W.L. Hughes, Z.L. Wang, K. Gall, C.R. Stoldt, Mechanical Effects of Galvanic Corrosion on Structural Polysilicon, *Journal of Microelectromechanical Systems*, 16 (2007) 87-101
- [3] B.L. Boyce, J.M. Grazier, T.E. Buchheit, M.J. Shaw, Strength Distributions in Polycrystalline Silicon Mems, *Journal of Microelectromechanical Systems*, 16 (2006) 179-190
- [4] D.C. Miller, B.L. Boyce, K. Gall, C.R. Stoldt, Galvanic Corrosion Induced Degradation of Tensile Properties in Micromachined Polycrystalline Silicon, *Applied Physics Letters*, 90 (2007) 191902-1-3
- [5] D.C. Miller, B.L. Boyce, P.G. Kotula, C.R. Stoldt, On the Galvanic Corrosion-Induced Degradation of Silicon Microfabrication Technologies, *Journal of Applied Physics*, submitted (2007)
- [6] R. Ballarini, R.L. Mullen, Y. Yin, H. Kahn, S. Stemmer, A.H. Heuer, The Fracture Toughness of Polysilicon Microdevices: A First Report, *Journal of Materials Research*, 12 (1997) 915-22

- [7] S.M. Wiederhorn, in *Advances in Fracture Research*, S.R. Valluri, D.M.R. Taplin, R. Ramo Rao, J.F. Knott, and R. Dubey, Editors. 1984, Pergamon Press. p. 61-63
- [8] T.J. Chen, W.J. Knapp, The Fracture of Single-Crystal Silicon under Several Liquid Environments, *Journal of the American Ceramic Society*, 63 (1980) 225-226
- [9] B.R. Lawn, D.B. Marshall, P. Chantikul, Mechanics of Strength-Degrading Contact Flaws in Silicon, *Journal of Material Science*, 16 (1981) 1769-1775
- [10] E.D. Renuart, A.M. Fitzgerald, T.W. Kenny, R.H. Dauskardt, Fatigue Crack Growth in Micro-Machined Single-Crystal Silicon, *Journal of Materials Research*, 19 (2004) 2635-2640
- [11] R.F. Cook, Strength and Sharp Contact Fracture of Silicon, *Journal of Material Science*, 41 (2006) 841-872
- [12] S.M. Wiederhorn, A Chemical Interpretation of Static Fatigue, *Journal of the American Ceramic Society*, 55 (1972) 81
- [13] C.L. Muhlstein, E.A. Stach, R.O. Ritchie, A Reaction-Layer Mechanism for the Delayed Failure of Micron-Scale Polycrystalline Silicon Structural Films Subjected to High-Cycle Fatigue Loading, *Acta Materialia*, 50 (2002) 3579-3595
- [14] D.H. Alsem, E.A. Stach, C.L. Muhlstein, R.O. Ritchie, Fatigue Failure in Thin-Film Polycrystalline Silicon Is Due to Subcritical Cracking within the Oxide Layer, *Applied Physics Letters*, 86 (2005) 041914-1-3
- [15] O.N. Pierron, C.L. Muhlstein, The Extended Range of Reaction-Layer Fatigue Susceptibility of Polycrystalline Silicon Thin Films, *International Journal of Fracture*, 135 (2005) 1-18
- [16] D.H. Alsem, O.N. Pierron, E.A. Stach, C.L. Muhlstein, R.O. Ritchie, Mechanisms for Fatigue of Micron-Scale Silicon Structural Films, *Advanced Engineering Materials*, 9 (2007) 15-30
- [17] D.H. Alsem, R. Timmerman, B.L. Boyce, E.A. Stach, J.T.M. De Hosson, R.O. Ritchie, Very High-Cycle Fatigue Failure in Micron-Scale Polycrystalline Silicon Films: Effects of Environment and Surface Oxide Thickness, *Journal of Applied Physics*, 101 (2007) 013515-1-9
- [18] D.H. Alsem, C.L. Muhlstein, E.A. Stach, R.O. Ritchie, Further Considerations on High-Cycle Fatigue of Micron-Scale Polycrystalline Silicon, *Scripta Materialia*, 49 (2008) 931-935
- [19] H. Kahn, R. Ballarini, A.H. Heuer, Dynamic Fatigue of Silicon, *Current Opinion in Solid State & Materials Science*, 8 (2004) 71
- [20] H. Kahn, A. Avishai, R. Ballarini, A.H. Heuer, Surface Oxide Effects on Failure of Polysilicon MEMS after Cyclic and Monotonic Loading, *Scripta Materialia*, in press (2008)
- [21] H. Kahn, R. Ballarini, J.J. Bellante, A.H. Heuer, Fatigue Failure in Polysilicon Not Due to Simple Stress Corrosion Cracking, *Science*, 298 (2002) 1215-1218
- [22] D. Koester, A. Cowen, R. Mahadevan, M. Stonefield, B. Hardy, *PolyMUMPs Design Handbook*, V10.0. 2003
- [23] More on the SUMMiT V process on: <http://mems.sandia.gov>

- [24] D.C. Senft, M.T. Dugger, in Proceedings of SPIE Micromachined Devices and Components Iii. 1997, SPIE: Bellingham WA. p. 31.
- [25] D.H. Alsem, M.T. Dugger, E.A. Stach, R.O. Ritchie, Micron-Scale Friction and Sliding Wear of Polycrystalline Silicon Thin Structural Films in Ambient Air Journal of Microelectromechanical Systems, 17 (2008) 1144-1154
- [26] D.H. Alsem, E.A. Stach, M.T. Dugger, M. Enachescu, R.O. Ritchie, An Electron Microscopy Study of Wear in Polysilicon Microelectromechanical Systems in Ambient Air, Thin Solid Films, 515 (2007) 3259-3266
- [27] D.H. Alsem, B.L. Boyce, E.A. Stach, R.O. Ritchie, Sensors and Actuators A, 147 (2008) 553-560
- [28] Standard Test Methods for Determining Average Grain Size, A.E.-. 96, Editor. 1996
- [29] M. Morita, T. Ohmi, E. Hasegawa, M. Kawakami, M. Ohwada, Growth of Native Oxide on a Silicon Surface, Journal of Applied Physics, 68 (1990) 1272-1281
- [30] O.N. Pierron, D.D. Macdonald, C.L. Muhlstein, Galvanic Effects in Si-Based Microelectromechanical Systems: Thick Oxide Formation and Its Implications for Fatigue Reliability, Applied Physics Letters, 86 (2005) 211919-1-3
- [31] H. Kahn, C. Deeb, I. Chasiotis, A.H. Heuer, Anodic Oxidation During MEMS Processing of Silicon and Polysilicon: Native Oxides Can Be Thicker Than You Think, Journal of Microelectromechanical Systems, 14 (2005) 914-923
- [32] J.J. Sniegowski, M.P. De Boer, IC-Compatible Polysilicon Surface Micromachining, Annual Reviews of Material Science, 30 (2000) 299-333.
- [33] I. Chasiotis, W.G. Knauss, The Mechanical Strength of Polysilicon Films: Part 1. The Influence of Fabrication Governed Surface Conditions, J. Mech. Phys. Sol., 51 (2003) 1533
- [34] B.D. Jensen, M.P. De Boer, N.D. Masters, F. Bitsie, D.A. LaVan, Interferometry of Actuated Microcantilevers to Determine Material Properties and Test Structure Nonidealities in MEMS, Journal of Microelectromechanical Systems, 10 (2001) 336-346
- [35] PolyMUMPs FAQ. 2004, available from: <http://www.memscap.fr/mumps/documents/PolyMUMPs.faq.v2.pdf>
- [36] A. Lumbantobing, L. Kogut, K. Komvopoulos, Electrical Contact Resistance as a Diagnostic Tool for MEMS Contact Interfaces, Journal of Microelectromechanical Systems, 13 (2004) 977-987
- [37] I. Chasiotis, Mechanics of Thin Films and Microdevices, IEEE Transactions on Device and Materials Reliability, 4 (2004) 176-188
- [38] A. McCarty, I. Chasiotis, Description of Brittle Failure of Non-Uniform MEMS Geometries, Thin Solid Films, 515 (2007) 3267-3276
- [39] C.L. Muhlstein, R.O. Ritchie, High-Cycle Fatigue of Micron-Scale Polycrystalline Silicon Films: Fracture Mechanics Analysis of the Role of the Silica/Silicon Interface, International Journal of Fracture, 119-120 (2003) 449-474
- [40] R. Ballarini, H. Kahn, N. Tayebi, A.H. Heuer, Effects of Microstructure on the Strength and Fracture Toughness of Polysilicon: A Wafer Level Testing Approach, in Mechanical Properties of Structural Films (2001) ASTM STP 1413,37-51